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Abstract This article discusses a new format of predicate diagrams for
the verification of real-time systems. We consider systems that are defined
as extended timed graphs, a format that combines timed automata and
constructs for modelling data, possibly over infinite domains. Predicate di-
agrams are succinct and intuitive representations of Boolean abstractions.
They also represent an interface between deductive tools used to establish
the correctness of an abstraction, and model checking tools that can verify
behavioral properties of finite-state models. The contribution of this arti-
cle is to extend the format of predicate diagrams to timed systems. We
establish a set of verification conditions that are sufficient to prove that a
given predicate diagram is a correct abstraction of an extended timed graph;
these verification conditions can often be discharged with SMT solvers such
as CVC-lite. Additionally, we describe how this approach extends naturally
to the verification of parameterized systems. The formalism is supported
by a toolkit, and we demonstrate its use at the hand of Fischer’s real-time
mutual-exclusion protocol.
1 Introduction
Model checking has become a routine technique for the verification of hard-
ware systems and communication protocols, which can essentially be mod-
eled as finite-state systems. Seminal work by Alur and Dill, Henzinger, and
others [4,16] has shown that model checking techniques can also be devel-
oped for real-time systems, and implementations of such tools have made
significant progress and can handle non-trivial systems [7,28]. Model check-
ing is attractive because it is fully automatic, but also because it provides
counter-examples when the property of interest (desirable behaviour) does
not hold of the system.
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However, real-time model checking is applicable only under certain re-
strictions; most notably, it requires the system to be represented as a timed
automaton whose discrete state space (disregarding the real-valued clocks)
is finite. This restriction is in general not satisfied for software systems, and
ad-hoc approximations are therefore used in model checking. On the other
hand, deductive techniques can in principle be used to verify infinite-state
systems, based on sets of axioms and inference rules. Although these can
be supported by theorem provers and interactive proof assistants, their use
requires considerable expertise and tedious user interaction [5].
Algorithmic and deductive verification techniques are therefore comple-
mentary, and combinations of the two approaches should give rise to pow-
erful verification environments. For example, a theorem prover can be used
to verify that a finite-state model is a correct abstraction of a given system,
and properties of that finite-state abstraction can then be established us-
ing model checking. In order to make this idea more concrete, we need to
identify a suitable format that serves as an interface between deductive and
algorithmic techniques and that gives rise to feasible verification conditions.
Predicate abstraction [14,20] has emerged as a fruitful basis for software
verification. It underlies tools such as slam [9] and blast [17], which more-
over contain algorithms for abstraction refinement when the model checker
reports a counter-example for the abstracted model that cannot be repro-
duced over the original model.
In previous work [11], we have proposed a format of presenting predi-
cate abstractions, called predicate diagrams, with an emphasis on proving
liveness properties of discrete systems. In this article we propose a variant
PDT of predicate diagrams, intended for the verification of real-time sys-
tems. We also show how to relate PDTs to real-time systems described as
extended timed-automata graphs (XTGs), a formalism that combines timed
automata and constraints for modeling infinite data domains [22,6]. Basi-
cally, a PDT shows a finite-state abstraction of an XTG, and the correctness
of the abstraction can be established by proving a number of verification
conditions expressed in first-order logic. On the other hand, model checking
is used to establish correctness properties (expressed in temporal logic) over
the PDT.
Section 2 presents a general relation between a real system and its ab-
stract model. It also describes an informal overview of how we apply ab-
straction and refinement techniques to construct a correct abstract model.
Section 3 presents XTGs as models of real-time systems. Section 4 intro-
duces PDTs, defines the notion of conformance to relate XTGs and PDTs,
and establishes a set of sufficient proof obligations to verify conformance.
To illustrate the approach, we present a verification of Fischer’s mutual-
exclusion protocol between two processes in Section 5. Section 6 gives an
overview of how we extended this approach to parametric verification. It also
describes a case study in applying our idea to Fischer’s mutual-exclusion
protocol among n processes. Section 7 discusses future work and concludes
the article.
Predicate Diagrams for the Verification of Real-Time Systems 3
2 Abstraction and Refinement Techniques
Predicate abstraction has been found to be a powerful tool for software ver-
ification, and we transfer this idea to the domain of real-time systems. The
basic assumption underlying predicate abstraction is that for the verifica-
tion of a given property, the state space of a real system can be partitioned
into finitely many equivalence classes. For example, the precise amount of
time elapsed in a transition does not really matter as long as the clock val-
ues are within certain bounds and similarly, the precise values of the data
can be abstracted with the help of predicates that indicate characteristic
properties.
In general, the relationship between real and abstract models that un-
derlies abstract interpretation is described by a Galois connection. The ab-
stract domain is a Boolean lattice whose atoms are the set of predicates
true or false of a set of states in a concrete model. The model obtained by
abstraction w.r.t. this lattice is an over-approximation: it includes all runs
of the concrete system, but may also exhibit some behaviors that have no
counterpart in the concrete system.
We now introduce our methodology by adding an abstraction and re-
finement framework. The idea is to reduce the number of states of a model
by abstracting away behaviors that are not essential to the verification. The
generic techniques are known as incremental abstraction refinement [2] and
counterexample-guided abstraction refinement [12].
These approaches have inspired our IRA (Iterative-Abstract-Refinement
algorithm) in [19], for constructing PDTs/abstractions of real-time systems:
At first, an abstract model can be constructed from a real model manually
based on a set of predicates, which is the subset of a real-model’s configu-
rations (Note that the set of configurations is all information on locations
and their constrains in a real model).
The abstract-model is the Boolean abstraction and its atoms are the set
of predicates which make a set of states in a real-model true or false. If
the abstract model gurantees that it captures all runs of a real model, the
system is successfully abstracted (called a complete model). If the abstract
model does not, we refine the abstract model until it becomes complete by
checking a set of verification conditions which gurantee that a given abstract
model captures all runs of the real model.
3 Extended Timed Automata Graphs
We model real-time systems as XTGs (extended timed automata graphs) [6,
25] a notation that combines the familiar framework of timed automata [3],
synchronous value passing between parallel processes, and a language for
modeling data. The semantics of XTGs is defined in terms of timed struc-
tures, also known as timed transition systems.
Definition 1 A timed structure is a tuple 〈S ,S0,T 〉 where
4 Eun-Young Kang and Stephan Merz
– S is a set of states,
– S0 ⊆ S is the subset of initial states, and
– T ⊆ S × (R≥0 ∪ {µ}) × S is a transition relation.
A run of a timed structure is an infinite sequence
π = s0
λ0−→ s1
λ1−→ s2 . . .
where s0 ∈ S0 is an initial state and 〈si , λi , si+1〉 ∈ T is a transition for all
i ∈ N.
Timed structures distinguish two kinds of transitions: time-passing tran-
sitions are labeled by a non-negative real number that represents the amount
of time that has elapsed during this transition. Discrete transitions model
state changes and have a special label µ.
Our definition of XTGs is parameterized by an underlying language for
modeling data. In this paper, we do not need to fix a precise signature, but
assume the following generic syntactic framework:
Definition 2 A data language provides the following syntactic domains:
– V : a finite set of variables,
– Vc ⊆ V : a subset of clock variables,
– Expr: value expressions (over the set V of variables), and
– Bexpr ⊆ Expr: the subset of Boolean expressions.
Similarly, we do not fix a precise semantics, but simply require the ex-
istence of a suitable semantic domain and evaluation function.
Definition 3 We assume a universe Val of values that includes the set R≥0
of non-negative real numbers and the Boolean values tt and ff . A valuation
is a mapping ρ : V → Val from variables to values such that ρ(c) ∈ R≥0
for all c ∈ Vc. For a valuation ρ and δ ∈ R≥0 we write ρ[+δ] to denote the
environment that increases each clock in Vc by δ:
ρ[+δ](v) =
{
ρ(v) + δ if v ∈ Vc
ρ(v) otherwise
We assume given an evaluation function
[[ ]] : Expr → (V → Val) → Val
that associates a value [[e]]ρ with any expression e ∈ Expr and valuation ρ.
We require that [[e]]ρ ∈ {tt ,ff } for all e ∈ Bexpr.
An XTG consists of a fixed, finite number of processes. The control part
of any process is described as a finite state machine. The full state space
is given by a set of variables (which can be local to the process or shared
between processes), communication channels, and clocks. As in timed au-
tomata, clocks are continuous variables that all increase at a fixed, uniform
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rate. Clock values can be tested in transition guards, and clocks can be re-
set during transitions. Moreover, locations of a process are associated with
invariants. These are particularly useful to ensure upper bounds on clocks,
limiting the amount of time that a location can remain active.
Finally, transitions of an XTG process can be marked as urgent, implying
that they should be taken as soon as they are enabled. Processes of an XTG
are executing asynchronously in parallel. They communicate by means of
shared variables or by synchronous value passing in the spirit of value-
passing CCS [24].
In the present paper we restrict ourselves to shared variables and for
simplicity do not consider value passing. Thus Definition 4 presents a subset
of full XTG.
Definition 4 An XTG process is a tuple 〈Init ,L, l0, I ,E ,U 〉 where
– Init ∈ Bexpr indicates the initial condition for (the data part of) the
process,
– L is a finite set of locations,
– l0 ∈ L is the initial location,
– I : L → Bexpr assigns an invariant to each location,
– E ⊆ L × Bexpr × 2V×Expr × L is a set of edges, represented as tuples
〈l , g, u, l ′〉 where
– l ∈ L is the source location,
– g ∈ Bexpr is a boolean expression, the guard,
– u ⊆ V × Expr is an update, i.e. a set of assignments, and
– l ′ ∈ L is the destination location.
Note that an assignment is defined as a set of pairs 〈v , e〉 where v is
a variable and e is an expression whose value is to be assigned to the
variable. Each variable should appear at most once in the update set.
– U ⊆ E identifies the subset of urgent edges.
An XTG is a finite set of XTG processes.
Fig. 1 shows a sample XTG consisting of a single process, both in its
textual (Fig. 1.a) and graphical (Fig. 1.b) representations. The XTG process
consists of three locations l0, l1, and l2. The edge from l1 to l2 is urgent,
as indicated by the keyword asap in Fig. 1.a and by the black dot at the
source of the transition in Fig. 1.b.
With any XTG we associate a timed structure whose states are given
by the active locations of the XTG and the valuations of the underlying
variables.
Definition 5 Let X be an XTG with processes P1, . . . ,Pn . The timed struc-
ture T = 〈S ,S0,T 〉 generated by X is the smallest structure such that
– S0 consists of all tuples 〈l1,0, . . . , ln,0, ρ〉 where li,0 is the initial location
of process Pi and [[Initi ]]ρ = tt for the initial conditions Initi of all
processes Pi .
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c:=0 x:=0
c<=3
x:=x+1
            
 
         
      
n_0 n_1
n_t n_2
l_0  x=0
c<=3, go=0
l_1      x=1
3<=c<5, go=0
l_1   x=1
c=5, go=0
l_2   x=1
c>=5,go=0
l_0
[c=3 /\ go=0]
l_1 l_2
[c>=5]
(b) XTG: graphical form
(c) A PDT for this XTG
    when c>=5 asap
l_2 { end }
}
(a) XTG: text form
c=0
x=0
go=0
init c=0 /\ x=0 /\ go=0
locations
init l_0
l_0 inv(c<=3)
goto l_1
}
l_1
 { when true
goto l_0
    do c:=0 and x:=0
do x:=x+1
goto l_2
{ when go=0 and c=3
Fig. 1 Example XTG and PDT.
– For any state s = 〈l1, . . . , ln , ρ〉 ∈ S, any i ∈ {1, . . . ,n}, and any edge
〈li , g, u, l ′i 〉 ∈ Ei of process Pi such that [[g]]ρ = tt , T contains a transition
〈s , µ, s ′〉 ∈ T where s ′ = 〈l ′1, . . . , l
′
n , ρ
′〉 and l ′j = lj for j 6= i, and where
ρ′(v) =
{
[[e]]ρ if 〈v , e〉 ∈ u
ρ(v) otherwise
provided that [[I (l ′j )]]ρ′ = tt for all j ∈ {1, . . . ,n}.
– For a state s = 〈l1, . . . , ln , ρ〉 ∈ S and δ ∈ R≥0, T contains a transition
〈s , δ, s ′〉 ∈ T where s ′ = 〈l1, . . . , ln , ρ[+δ]〉 provided that for all 0 ≤ ε ≤ δ,
the location invariants evaluate to true, i.e. [[I (li )]]ρ[+ε] = tt , and that
for all 0 ≤ ε < δ, the guards of any urgent edge 〈li , g, u, l ′i 〉 leaving an
active location li of state s evaluate to false, i.e. [[g]]ρ[+ε] = ff .
Discrete transitions correspond to edges of one of the XTG processes.
They require the guard of the edge to evaluate to true in the source state.
The destination state is obtained by activating the target location of the
edge and by applying the updates associated with the edge. Time-passing
transitions uniformly update all clock variables; time is not allowed to elapse
beyond any value that activates some urgent edge of an XTG process. In
either case, the invariants of all active locations have to be maintained.
4 Predicate Diagrams for Timed Systems
Due to their rich data model, standard real-time model checking techniques
do not apply to XTGs. We now introduce the PDT notation that we use
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to represent predicate abstractions of XTGs. The verification problem then
reduces to (a) establishing the correctness of the abstraction and (b) ver-
ifying the desired property over the abstract model. Because our abstrac-
tions give rise to finite-state models, the second subproblem is amenable to
model checking. Subproblem (a) can be addressed using theorem proving,
and we identify a set of sufficient, non-temporal verification conditions in
Section 4.2.
4.1 The PDT Notation
The formal definition of PDTs is given with respect to a set L that represents
locations (or, more precisely, location tuples) of the underlying XTG, as
well as with respect to a set P of predicates (i.e., Boolean expressions) of
interest. We write P to denote the set containing the predicates in P and
their negations.
Definition 6 Assume given finite sets L and P. A PDT (over L and P) is
given by a tuple 〈N ,N0,Rµ,Rτ 〉 as follows:
– N ⊆ L×2P is a finite set of nodes of the PDT; each node is a pair 〈l ,P〉
for l ∈ L and P ⊆ P,
– N0 ⊆ N is the set of initial nodes,
– Rµ,Rτ ⊆ N × N are two relations that represent discrete and time-
passing transitions of the PDT. We require that Rτ be reflexive. We
usually write n →µ n
′ and n →τ n
′ for (n,n ′) ∈ Rµ and (n,n
′) ∈ Rτ .
A run of a PDT is an infinite sequence
σ = n0
lab0−→ n1
lab1−→ n2 . . .
where n0 ∈ N0, labi ∈ {µ, τ}, and ni →labi ni+1 for all i ∈ N.
Thus, a PDT is a labelled transition system with two transition rela-
tions. A PDT node represents a set of XTG states by indicating the active
locations and certain predicates satisfied by these states. The transition re-
lations correspond to discrete transitions and time-passing transitions of the
XTG. When drawing a PDT, as in Fig. 1.c, we use solid arrows for edges in
Rµ and dashed arrows for edges in Rτ . Every node has a τ -loop associated
with it, which we do not show explicitly.
4.2 Conformance: Relating XTGs and PDTs
We now formally define what it means for a PDT to conform to an XTG,
i.e. when the PDT is a correct abstraction of the XTG. We also establish
a set of verification conditions that guarantee conformance. Our purpose in
defining conformance is to ensure that any property verified over the PDT
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also holds for the XTG. Because we are interested in verifying linear-time
properties, and such properties hold of a system if they are satisfied by each
system run, we should verify that each run of an XTG can be mapped to a
run of the PDT. The following definition makes this intuition precise.
Definition 7 Given an XTG X , a PDT ∆, and a run π = 〈l0, ρ0〉
λ0−→
〈l1, ρ1〉 . . . of X , we say that a run σ = n0
lab0−→ n1 . . . of ∆ is a trace of π iff
– π and σ are of equal length (in particular, both infinite),
– ni = 〈li ,Pi〉 for some Pi ⊆ P such that [[p]]ρi = tt for all p ∈ Pi and all
i, i.e. the states of π and the nodes of σ activate the same locations and
all predicates of ni are satisfied in the corresponding state of π, and
– labi = µ if λi = µ, and labi = τ if λi ∈ R≥0, i.e. the two runs agree on
which transitions are discrete and which are time-passing.
We say that ∆ conforms to X if every run of X has a trace in ∆.
The definition of conformance requires to inspect all runs of an XTG. For
practical purposes, we are interested in establishing a reasonably small set of
first-order verification conditions that are sufficient to ensure conformance.
The following theorem gives such conditions. Intuitively, we verify that every
possible initial state of the XTG is represented by some initial node of PDT.
Inductively, given any XTG state s corresponding to some PDT node n and
any transition from s to some successor XTG state s ′, that transition can
be mapped to a transition from nodel n in the PDT. In formulating the
verification conditions, we introduce two copies V ′ and V ′′ of the set of
variables V whose elements are decorated with single and double primes
(v ′ and v ′′ for each v ∈ V ). When P is a set of predicates, we sometimes
also denote by P the conjunction of the predicates in P , and we write P ′
or P ′′ to denote the formula obtained by replacing each variable v ∈ V by
its copy v ′ or v ′′.
Theorem 1 Let X be an XTG that consists of m processes Pi = 〈Initi ,Li ,
l0,i , Ii ,Ei ,Ui〉, and that ∆ = 〈N ,N0,Rµ,Rτ 〉 is a PDT over L1 × · · · × Lm
and a set P of predicates. If all of the following conditions hold then ∆
conforms to X :
1.
m
∧
j=1
Initj ∧ I (l0,j ) ⇒
∨
〈l0,1,...,l0,m ,P〉∈N0
P
In words, the conjunction of the initial conditions of X and the invari-
ants of the initial locations imply that the predicates of one of the initial
nodes of ∆ marked with the initial locations must be true.
2. For any node n = 〈l1, . . . , lm ,P〉 of ∆ and any edge 〈li , g, u, l ′i 〉 of XTG
process Pi , let Vu denote the set of variables v that are updated by u
(i.e. such that 〈v , e〉 ∈ u for some e), and let N ′ denote the set of all
nodes n ′ = 〈l ′1, . . . , l
′
m ,Q〉 where l
′
j = lj for j 6= i such that n →µ n
′.
P ∧g ∧
m
∧
j=1
(I (lj )∧ I
′(l ′j ))∧
∧
〈v ,e〉∈u
v ′ = e∧
∧
v∈V \Vu
v ′ = v ⇒
∨
〈l′
1
,...,l′m ,Q〉∈N
′
Q ′
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In words, the predicate label of node n and the invariants of all active
locations before and after the transition of X should imply the predicate
label of some node in N ′.
3. For any node n = 〈l1, . . . , lm ,P〉 of ∆, let N ′′ denote the set of all nodes
n ′′ = 〈l1, . . . , lm ,Q〉 that agree with n on the location components such
that n →τ n ′′.
P ∧ δ ∈ R≥0 ∧
∧
c∈Vc
c′ = c + δ ∧
∧
v∈V \Vc
v ′ = v ∧
m
∧
j=1
I (lj ) ∧ I
′(lj )
∧ ∀ε ≤ δ :
∧
c∈Vc
c′′ = c + ε ∧
∧
v∈V\Vc
v ′′ = v ⇒
m
∧
j=1
I ′′(lj )
∧ ∀ε < δ :
∧
c∈Vc
c′′ = c + ε ∧
∧
v∈V\Vc
v ′′ = v ⇒
m
∧
j=1
∧
〈lj ,g,u,l′j 〉∈Uj
¬g ′′
⇒
∨
〈l1,...,lm ,Q〉∈N ′′
Q ′
In words, assuming the predicate label of n and the invariants of all
active locations before and after a time passing transition by amount δ
that does not activate any urgent transition of X , the PDT must con-
tain some node n ′′ that is reachable from n by a τ-transition and whose
predicate label is guaranteed to hold.
Proof Given a run π = 〈l0, ρ0〉
λ0−→ 〈l1, ρ1〉 . . . of X , we can inductively
construct a trace σ of π in PDT ∆ as follows: because ρ0 must satisfy
the initial conditions of all processes as well as the invariants of the initial
locations, condition (i) ensures that there exists some initial node of ∆ that
is associated with the tuple of initial locations of X and whose predicate
label is true in ρ0. Inductively, assume that a node n = 〈l ,P〉 corresponding
to the XTG configuration si = 〈li , ρi〉 has already been identified. If the
transition in π from si is a discrete transition, it is due to some edge of
some process Pj (cf. Def. 5), and therefore the guard of that edge must
be true in ρi and its updates will be performed during the transition to
state 〈li+1, ρi+1〉. Moreover, the location invariants must be true in the
states before and after the transition. According to condition (ii) we can
therefore find a node n ′ associated with li+1 such that n →µ n ′ and that
the predicate label of n ′ holds in ρi+1. Similarly, a time-passing transition
from configuration si can be matched according to condition (iii). ⊓⊔
For example, theorem 1 can be used to show that the PDT in Fig. 1.c
conforms to the XTG of Fig. 1.b. For the initial condition, we obtain the
proof obligation
c = 0 ∧ x = 0 ∧ go = 0 ∧ c ≤ 3 ⇒ c ≤ 3 ∧ x = 0 ∧ go = 0
As an example for the verification conditions of type (ii), we consider the
XTG transition from l0 to l1, which has to be matched with the transitions
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leaving node n0 of the PDT:
x = 0 ∧ c ≤ 3 ∧ go = 0 ∧ c = 3 ∧ go = 0 ∧ x ′ = x + 1 ∧ go′ = go ∧ c′ = c
⇒ x ′ = 1 ∧ 3 ≤ c′ ∧ c′ < 5 ∧ go′ = 0
Finally, we consider the possible time passing transitions leaving location
l1, focussing on the PDT node n1:
x = 1 ∧ 3 ≤ c ∧ c < 5 ∧ go = 0 ∧ δ ∈ R≥0 ∧ c′ = c + δ ∧ x ′ = x
∧go′ = go ∧ ∀ε < δ : c′′ = c + ε ∧ x ′′ = x ∧ go′′ = go ⇒ ¬(c′′ ≥ 5)
⇒ (x ′ = 1 ∧ 3 ≤ c′ ∧ c′ < 5 ∧ go′ = 0) ∨ (x ′ = 1 ∧ c′ = 5 ∧ go′ = 0)
Observe in particular that time cannot advance beyond a clock value of 5
because the transition from l1 to l2 is marked as urgent.
4.3 Verification
We now turn to establishing behavioral properties of an XTG from a con-
formant PDT. We assume that the properties of interest are expressed in
linear-time temporal logic LTL, and that they are built from the predicates
in P . We can thus simply consider the predicates that appear as labels of
the PDT as uninterpreted atomic propositions. We add atomic predicates
of the form atl to identify the control locations of XTG processes.
Any PDT ∆ is a finite-state transition system and can be encoded in
the modeling language of conventional finite-state model checkers, follow-
ing the approach described in [11]. For our experiments, we use the Spin
model checker via the dixit tool for manipulating and analyzing predicate
diagrams [13]. The definition of conformance implies that any LTL prop-
erty ϕ built from predicates in P that holds over some PDT ∆ also holds
of the XTG X provided that ∆ conforms to X . Indeed, let π be any run
of X . Because ∆ conforms to X , we can find a trace σ of π in ∆. Since ϕ
is assumed to hold of ∆, it follows that σ satisfies ϕ, and given that only
predicates in P appear in ϕ, a straightforward induction on LTL formulas
shows that ϕ must also hold of π.
On the other hand, counter-examples produced by the model checker
need not correspond to actual system runs because some detail may have
been lost in the abstraction. For example, the PDT of Fig. 1.c appears to
contain a discrete transition from a state represented by the node n t to a
state corresponding to node n 2 where c = 7, which is impossible for the
XTG of Fig. 1.b.
In this paper, we do not use such counterexample-guided abstraction
refinement (CEGAR) part. Because during the conformance checking, we
use the property interest (desirable behaviors) as predicates in the sense that
the constructed abstract model (resulted PDT) captures the run of desirable
behavior of XTG. Thus, we can know that applying model checking on the
result PDT doesn’t give false-negative since the PDT is constructed by
making the propertu we like to veryfy true.
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[k = 1 ∧ c1 ≥ 2]
l3,1

?
6
& %
&%
'$
&%
'$
&%
'$?
---
c1 := 0
k := 0
[k = 0]
c1 ≤ 1
c1 := 0
k := 1
[k 6= 1]
l0,1
c1 := 0
l1,1
l2,1 &%
'$
Fig. 2 An XTG for Fischer’s protocol (process 1).
However, we believe that mayor improvements could be made here by
applying/adding CEGAR on the refinement step resulting in a much higher
degree of refinement technique.
5 An example: Fischer’s protocol
We illustrate the use of PDTs using Fischer’s well-known real-time protocol
for ensuring mutual exclusion between two processes [8,21]. Figure 2 shows
the structure of process 1 (the other process is symmetrical): k is a shared
variable accessed by both processes, whereas c1 is a local clock of the process.
Intuitively, the protocol behaves as follows: in the first phase each process
tries to register its process identification in the shared variable k . In the
second phase each process tests whether its identity is still registered in
k after a predefined lapse of time and then enters the critical section. The
purpose of the protocol is to ensure that there is never more than one process
in the critical section, expressed by the LTL formula ¬(atl3,1 ∧ atl3,2).
Figure 3 gives a PDT for Fischer’s protocol, which can be shown to
conform to the XTG by discharging the conditions of Theorem 1. As an
example, we consider the possible transitions of process 1 from the node
marked (*) in the PDT of Fig. 3 with corresponding control locations l2,1
and l3,2. There are two possible transitions: the first leads from l2,1 to l0,1
and is represented by the edge to the right neighbor of the marked node in
Fig. 3. Indeed, the corresponding proof obligation
k = 2 ∧ k 6= 1 ∧ k ′ = k ∧ c′1 = c1 ∧ c
′
2 = c2 ⇒ k
′ = 2
is obviously correct. The other possible transition of process 1 in the XTG
corresponds to a move to the critical section (location l3,1). Because no
matching node is reachable in the predicate diagram, the proof obligation
becomes
k = 2 ∧ k = 1 ∧ c1 ≥ 2 ∧ k
′ = k ∧ c′1 = c1 ∧ c
′
2 = c2 ⇒ false
which holds because the left-hand side is contradictory. Effectively, we demon-
strate that process 1 cannot enter when process 2 is already inside its critical
section. The remaining proof obligations are similar. (Observe that the PDT
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Fig. 3 A PDT for Fischer’s protocol (cf. Fig. 2).
of Fig. 3 contains no time-passing edges other than the self-loops, which we
do not show explicitly according to our convention.)
Because no node of the PDT corresponds to both processes being in
their critical sections, we conclude that Fischer’s protocol ensures mutual
exclusion. The verification is supported by the dixit toolkit [13]. Centered
around a graphical editor for drawing a predicate diagram, proof obligations
for proving conformance can be generated, LTL properties can be verified
by model checking, and counter-examples can be visualized. For our exam-
ple, dixit reports that the diagram satisfies mutual exclusion. While dixit
generates the proof obligations for establishing conformance, it does not yet
contain a theorem proving component. We have successfully used the SMT
solver CVC-lite [1] to discharge the proof conditions for this example.
6 Predicate Diagrams for Parameterized Systems
Verification of parameterized systems is often done by hand, or with the
guidance of a theorem prover [15,23]. Methods based on the semi-automatic
construction of a processes invariant are proposed in [27]. However, it is not
in general possible to obtain a finite state process invariant. A typical pa-
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rameterized system consists of an arbitrary number of identical processes
interacting via synchronous or asynchronous communication. A typical ex-
ample are mutual exclusion protocols for an arbitrary number of processes
competing for a common resource.
Conventional model checking techniques can be used to verify instances
of parameterized systems for fixed parameter values, for example for a fixed
number of participant processes. In order to prove the correctness for any
parameter value, we need to construct a single syntactic object that repre-
sents (an abstraction for) the entire family of systems. We discuss the use of
PDTs for the verification of parameterized systems in this section, and we
use an n-process version of Fischer’s mutual-exclusion protocol as a running
example.
We consider two classes of properties: properties of the entire system,
i.e. concerning all processes, and “per-process” properties that should hold
of every single process in the system. The latter properties are sometimes
referred to as universal properties. Given a parameterized system that con-
sists of N processes, universal properties are expressed as formulas of the
form ∀k ∈ 1...N : P(k). Baukus et al. [10] have considered techniques for the
verification of universal properties of parameterized systems based on the
transformation of an infinite family of systems into a single transition sys-
tem expressed as a formula in WS1S and applying abstraction techniques
on this system.
In Section 6.1, we explain the use of predicate diagrams for the veri-
fication of properties concerning the entire system, using the example of
Fischer’s protocol for N ≥ 1 processes. In Section 6.2, we use predicate
diagrams to prove universal properties of Fischer’s protocol.
6.1 Verification of Properties related to the Whole System
For the N processes version of Fischer’s protocol, we write p[i ].loc and p[i ].c
to denote the control location and the local clock of process i , and denote
by cs the set of processes that are in their critical region, i.e.
cs = {i ∈ 1..N : p[i ].loc = 3}
As for the two-process version, the system contains a shared variable k that
holds the process allowed to enter the critical region. The overall approach
to verification proceeds in two steps as before by establishing conformance
of a predicate diagram with respect to an XTG and by model checking the
finite-state PDT.
Fig. 4 gives a PDT for Fischer’s protocol for n-processes, which can be
shown to conform to the XTG by discharging the conditions of Theorem 1.
For example, we consider the possible transitions from the node N1 marked
(∗) in the PDT of Fig. 4. Of particular interest are the transitions of process
k : after a certain process i takes a transition from location 1 to location 2,
the process i can be the process k with reset local clock (ci = 0). Some other
14 Eun-Young Kang and Stephan Merz
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Fig. 4 A PDT for Fischer’s protocol for N processes
processes, which are in location 1 with clock constraint (c ≤ 1), also wait for
entering to location 2 in case their local clocks should be greater than equal
to the process k ’s local clock since whenever the process i takes a transition
from location 1 to location 2, its clock becomes reset and the other processes
are still in location 1 as increasing their clocks. The corresponding predicate
∀i ∈ 1..N : p[i ].loc = 1 ⇒ p[k ].c ≤ p[i ].c
added into the node N1
This process k has transition to control location 2 is covered by the
transition from node N1 to node N2 of the PDT, because the corresponding
proof obligation
N1 ∧ k ′ = k ∧ p′ = [p except p[i ]′.loc 6= 1]
⇒ N ′1 ∨N
′
2
obviously holds.
The remaining proof obligations are similar, and CVC Lite can be used
to discharge them. (Again, the PDT of Fig. 4 contains no time-passing edges
other than the self-loops, which we do not show explicitly according to our
convention.)
The PDT of Fig. 4 can be used to prove the mutual exclusion property,
which states that no two processes can be simultaneously inside their critical
sections, which can be expressed as the LTL formula
(∀i , j ∈ 1..N : i ∈ cs ∧ j ∈ cs ⇒ i = j ).
In this case, it is not quite enough to consider the predicates as Boolean
variables and use standard model checkers because we need elementary set
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theory to infer mutual exclusion from the node labels. Model checking would
still work if extra predicates were added to the labels of the PDT nodes.
Alternatively, we can again use CVC Lite to infer the property of inter-
est from each of the node labels. For instance above LTL formula can be
expressed as follow.
(cs = ∅ ∨ cs = {k})
And CVC Lite is queried about the satisfiability of this alternative formula.
6.2 Verification of Universal Properties
Many properties of parameterized systems are naturally expressed as for-
mulas of the form ∀i ∈ 1..N : P(i) where P(i) is an LTL property that
describes a property of a single process. Such properties can be verified by
distinguishing a single process i ∈ 1..N from the rest of the processes. For-
mally, this corresponds to introducing a Skolem constant i and proving the
property i ∈ 1..N ⇒ P(i).
The idea in constructing a PDT for a universal property is thus to follow
the evolution of the distinguished process i and to represent the transitions
of the other processes in a separate part of the predicate diagram. Fig. 5
illustrates this idea for the N processes version of Fischer’s protocol. In
order to simplify the node labels, we write ∀Q(j ) as a short-hand for
∀j ∈ 1..N \ {i} : Q(j )
and similarly for ∃Q(j ).
The PDT of Fig. 5 is a correct abstraction of the N processes version of
Fischer’s protocol. Again, we use Theorem 1 for proving this conformance.
For the conformance checking, we consider the possible transitions of
process j from the node marked (∗) the PDT of Fig. 5 with corresponding
control locations: the transition to location 3 is captured by the downward
edge, and indeed the proof obligation
p[i ].loc ∈ {0, 2} ∧ ∀p[j ].loc ∈ {0, 2}
∧ ∃k = j ∧ p[k ].loc = 2 ∧ cs = ∅
∧ k ′ = k ∧ cs ′ = k ∧ p′ = [p except p[j ]′.loc = 3]
⇒ p[i ]′.loc ∈ {0, 2} ∧ ∀p[j ]′.loc ∈ {0, 2, 3}
∧ ∃k ′ = j ∧ cs ′ = k
is easily seen to hold (and proven by CVC Lite) and the remaining proof
obligations for possible trasitions corresponding XTG are similar. The mu-
tual exclusion property of Fischer’s protocol for N processes can be verified
using the PDT in Fig. 5 in a similar way as for the PDT of Sec. 6.1.
16 Eun-Young Kang and Stephan Merz
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µ
Fig. 5 A PDT for Fischer’s protocol for N processes.
7 Discussion and Future Work
In this article, we have proposed the format of predicate diagrams for timed
systems (PDT) as a notation to represent Boolean abstractions of real-
time systems. This format is a variant of predicate diagrams for discrete
systems [11]; in particular, time-passing transitions are distinguished from
discrete ones. We have also established a set of proof obligations for proving
conformance between an XTG model of a timed system and a PDT. These
proof obligations are first-order formulas and can often be established using
automatic provers for first-order logic, such as SMT solvers.
In this sense, PDTs constitute an interface between verification tech-
niques based on deduction and model checking. Basically, the idea is that
only a finite set of equivalence classes of system configurations need be
distinguished for the proof of a given LTL property. Predicates are inter-
preted during the conformance proof, whereas they are considered as atomic
propositions during model checking. The format of predicate diagrams is
supported by the dixit toolkit, and we have demonstrated its use via Fis-
cher’s mutual-exclusion protocol for two processes.
It is well known that Fischer’s two-process protocol can be verified by
real-time model checking. However, the PDT format can equally well be
used for parametric systems, such as the N process version of Fischer’s
protocol. For these applications, a family of processes is represented in a
single diagram. We are often interested in universal properties of parametric
systems, and they can be established by distinguishing a single process and
following its behavior separate from that of the remainder of the system.
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We consider this work as a first step towards the application of Boolean
abstractions in the verification of real-time systems. One of the current
limitations lies in the fact that we abstract from the precise amount of
time that may elapse in a time-passing transition. Thus, we cannot easily
verify quantitative properties, such as upper bounds on global response
times, although properties that mention individual clocks can be verified.
We intend to study two possible solutions to this problem, either by using
a timed temporal logic (TLTL) or by introducing auxiliary clocks during
verification, as suggested by Henzinger et al. [16] and by Tripakis [26]. This
would in particular allow us to take advantage of model checking tools for
real-time systems such as Uppaal [7] or PMC.
Besides, we aim at reducing the number of verification conditions that
users have to discharge with the help of a theorem prover in order to estab-
lish conformance. In fact, we consider the proof obligations of Theorem 1
mainly as a litmus test to establish the conditions that a PDT should satisfy,
and we observe that most of them are quite trivial for typical examples. It
will be interesting to restrict attention to specific classes of systems that give
rise to decidable proof obligations,thus enabling the automatic construction
of PDTs.
We also intend to study in more detail techniques of refinement for the
construction of PDTs, given an XTG and a set of predicates of interest.
Preliminary work on combining tools for abstract interpretation and state
space exploration has been reported in [18,19], but more experience will
be necessary in order to identify complete abstractions for real-time sys-
tems. Although a PDT obtained by abstract interpretation is unlikely to
already satisfy the desired correctness properties, it can then be refined, ei-
ther by user intervention or by algorithmic abstraction refinement guided by
counter-examples. This would significantly raise the degree of automation
possible in the verification of complex real-time systems.
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